Modern digital circuit design relies on fast digital timing simulation tools and, hence, on accurate binary-valued circuit models that faithfully model signal propagation, even throughout a complex design. Of particular importance is the ability to trace glitches and other short pulses, as their presence/absence may even affect a circuit's correctness. Unfortunately, it was recently proved [Függer et al., ASYNC'13] that no existing binary-valued circuit model proposed so far, including the two most commonly used pure and inertial delay channels, faithfully captures glitch propagation: For the simple Short-Pulse Filtration (SPF) problem, which is related to a circuit's ability to suppress a single glitch, we showed that the quite broad class of bounded single-history channels either contradict the unsolvability of SPF in bounded time or the solvability of SPF in unbounded time in physical circuits.
Introduction
The steadily increasing complexity of digital circuit designs in conjunction with the large simulation times of accurate analog simulations fuel the need for analysis techniques that are (i) fast and sufficiently accurate, and (ii) ideally also facilitate a formal analysis of circuit parameters/correctness at a sufficiently high level of abstraction. Whereas there is a considerable body of work on timing analysis of circuits based on approximating the involved differential equations [11, 7, 8, 12, 5] , these approaches still suffer from large simulation times and high memory consumption.
Popular VHDL or Verilog simulators hence employ digital timing simulations, based on continuoustime, discrete-value, rather than analog-value, circuit models. Their modeling accuracy crucially depends on the ability to accurately predict the propagation of signal transitions throughout a circuit. More specifically, precise timing models are not only important for accurate performance and power consumption estimates at early design stages, but also for assessing a circuit's correctness: Bi-stable elements like latches, flip-flops, and arbiters fail to work correctly when glitches or signal transitions occur at improper times, and may cause metastability (including high-frequency pulse trains due to oscillatory metastability) [10] on that occasion. Since such phenomenons cannot simply be assumed to have vanished at the occurrence of the next clock transition or the next handshake signal in today's high-speed circuits, the accurate prediction of the presence/absence of glitches and similar short pulses is crucial.
Binary value, continuous time circuit models based on pure and inertial delay channels [14] have been introduced several decades ago, and are still heavily used in existing digital design tools. Those simple models cannot express such subtle phenomenons as decaying glitches, however: While pure delay channels propagate even very short glitches as is, unlike real circuits, inertial delay channels make unrealistically strong assumptions [9] by requiring a glitch to propagate unchanged when it exceeds some minimal length, and to completely vanish otherwise. More elaborate digital channel models, like the PID model proposed by Bellido-Díaz et al. [2] , have hence been introduced for building accurate digital timing analysis tools [3] . Although the experimental validation of the PID model in [2] showed good accuracy for the evaluated examples, the question of the general ability of such a model to actually capture the behavior of physical circuits remained open.
And indeed, Függer et al. [6] showed that any model with bounded single-history channels, including pure delay, inertial delay, and PID channels, fails to do so in the case of the simple Short-Pulse Filtration (SPF) problem: The SPF problem is the problem of building a one-shot variant of an inertial delay channel. As for inertial delay channels, no short pulses may appear at the SPF output; in case of long input pulses, however, they need not be passed unaltered. In particular, the SPF output may also settle at logical 1 even if the input does not. The stronger variant of bounded SPF requires the SPF output to settle in bounded time.
Since Barros and Johnson [1] proved that the problems of building an inertial delay, a latch, a synchronizer and an arbiter all are equivalent, the (un)solvability of (bounded) SPF is a suitable test for a model's ability to faithfully model glitch propagation with respect to physical circuits: On the one hand, Marino [9] formally proved that problems like SPF cannot be solved in a physical model when the output is required to stabilize in bounded time [6] . On the other hand, a simple storage loop with a high-threshold filter at its output (see Fig. 6 ) solves SPF in unbounded time: As shown in the SPICE simulation traces in Fig. 1 , sufficiently large input pulses (largest blue dashed one) just cause the storage loop to change its state (to 1) instantaneously (left-most green solid one), very small input pulses (smallest blue dashed one) don't affect the storage loop (bottom green solid one). Critical input pulses (middle blue dashed ones, overlapping, therefore appearing as if they were one pulse) cause the storage loop to become metastable for an unbounded time, eventually resolving to either state 0 or 1. Therefore, appending a high threshold filter with threshold (marked by the red dotted line) clearly above the metastability region results in a clean (= non-metastable) output signal, which either remains at 0, or makes a single transition to 1. Hence, with real circuits, SPF is solvable, while its stronger bounded variant is not.
A single-history channel, as introduced in [6] , is characterized by a delay function δ(T ) that may depend on the difference T between the time of the input transition and that of the previous output transition. Fig. 2 illustrates this relation and the involved delays. Pure delay, inertial delay, and PID channels are all single-history channels with an upper and lower bounded delay function. Interestingly, as shown in [6] , binary circuit models based on channels with pure (= constant) delays do not even allow to solve unbounded SPF. On the other hand, bounded single-history channels with non-constant delays, including inertial delay and PID channels, allow to design circuits that solve bounded SPF. Since this contradicts reality, as argued above, none of the existing binary circuit models can faithfully capture glitch propagation.
In this paper, we propose a class of single-history channel models with unbounded delay functions: Like their bounded counterparts, their delay is upper bounded; however, it is not bounded from below. Figure 2 : Input/output signal of a single-history channel, involving the input-to-previous-output delay T and the resulting output-to-input delay δ(T )
As shown in Section 4, these negative delays are crucial for accurately modeling glitch suppression. We coined the term involution channel for our channels, as we require their negative delay functions to be involutions, i.e., −δ(T ) must form its own inverse (which implies that δ(T ) is strictly increasing and concave). To increase the size of our class of involution channels, we actually allow the delay functions δ ↑ and δ ↓ for rising and falling transitions to be different, and require both −δ ↓ (−δ ↑ (T )) = T and −δ ↑ (−δ ↓ (T )) = T . We will prove that the solvability/unsolvability border of SPF in a binary-valued circuit model based on our involution channels is exactly the same as in reality. It is hence, to the best of our knowledge, the very first candidate for a model that indeed guarantees faithful glitch propagation.
Major contributions and paper organization: (1) In Section 2, we use a simple analog channel model to demonstrate that assuming delay functions which are involutions is not artificial and hence not unrealistic: It reveals that the standard first-order model used e.g. in [13] actually gives a simple instance of general involution channels, which are introduced formally in Section 4. Our binary circuit model, as well as the SPF problem, are formally defined in Section 3. (2) In Section 6, we prove that the simple circuit consisting of a storage loop and a high-threshold filter solves unbounded SPF in the involution channel model. (3) In Section 7, we show that bounded SPF is impossible to solve with involution channels. In a nutshell, our proof inductively constructs an execution that can determine the final output only after some unbounded time. It exploits a surprising continuity property of the output of an involution channel with respect to the presence/absence of glitches at the channel input, which is due to the involution property (unboundedness) of the delay functions. Together, our results reveal that involution channels indeed allow to solve (bounded) SPF precisely when this is possible in physical circuits, rendering them promising candidates for faithful glitch propagation models.
Related Work. We are not aware of much existing work that relates to the problem studied in our paper: Unger [14] proposed a general technique for modeling asynchronous sequential switching circuits, based on combinational circuit elements interconnected by pure and inertial delay channels. Brzozowski and Ebergen [4] formally proved that it is impossible to implement Muller C-Elements and other stateholding components using only zero-time logical gates interconnected by wires without timing restrictions. Bellido-Díaz et al. [2] proposed the PID model, and justified its appropriateness both analytically and by comparing the model predictions against SPICE simulations. However, as already mentioned, Függer et al. [6] showed that none of the above binary circuit models can faithfully model glitch propagation in physical circuits.
The Expressive Power of Involution Channels
Restricting delay functions to satisfy the involution property −δ ↑ (−δ ↓ (T )) = −δ ↓ (−δ ↑ (T )) = T might raise concerns about whether such an assumption makes sense at all in real circuits, and whether/how it fits to existing analog models [11, 7, 8, 12, 5] . In this section, we will show that involution channels are indeed well-suited for modeling physical circuits, in the sense that they arise naturally in a (generalized) standard analog model.
More specifically, we will show that, for any given involutions δ ↑ , δ ↓ , there is a generalized standard analog channel model consisting of a pure delay component, a slew-rate limiter with generalized switching waveforms, and a comparator, as shown in Fig. 3 , which has δ ↑ , δ ↓ as its corresponding delay functions.
Figure 3: Simple analog channel model.
Note carefully, though, that we do not claim that Fig. 3 is the only analog model that leads to involution delay functions; there may of course be many others as well. Vice versa, the fact that some wellknown analog model leads to involutions does not at all make our results incremental: Besides the fact that, to the best of our knowledge, no analog modeling paper [11, 7, 8, 12, 5] addressed the properties of corresponding delay functions, it is of course not possible to generalize results obtained for some particular involution to involutions in general.
As a first observation, note that, while allowing separate functions δ ↑ for rising and δ ↓ for falling transitions, the timing behavior of involution channels is fully determined by either one, as δ ↑ (T ) = −δ −1 ↓ (−T ) (and similarly for δ ↓ ). To better understand how our delay functions "integrate" the behavior of both transitions, consider the ansatz
where f ↑ resp. f ↓ are strictly increasing resp. decreasing functions. Note that such functions can be found for any involution δ function. 1 Intuitively, we would like f ↑ and f ↓ to represent the continuous switching waveforms of the output of the generalized slew rate limiter upon the occurrence of a rising respectively falling transition at its input. In the above formula, e.g., at a rising transition, δ ↑ (T ) returns the time by which f ↑ has to be shifted so that the output signal remains continuous with respect to the output caused by the previous falling transition. For realistic switching waveforms, we further need f ↑ (0) = 1 − f ↓ (0) = 0 and lim t→∞ f ↑ (t) = 1 − lim t→∞ f ↓ (t) = 1, 2 which requires to augment (1) with some additive terms, resulting in
where δ ↑ ∞ and δ ↓ ∞ denote lim T →∞ δ ↑ (T ) and lim T →∞ δ ↓ (T ), respectively. Fig. 3 shows a block diagram of an idealized analog circuit corresponding to so constructed involution channels, and a sample waveform. The pure delay shifts the binary-valued input u i in time by some T p . The slew rate limiter exchanges the step functions of the resulting u d with instances of f ↑ and f ↓ , shifting them in time such that the output u r is continuous and switches between strictly increasing and decreasing exactly at u d switching times. The comparator generates u o by again discretizing the value of this waveform comparing it to the threshold voltage V th , effectively adding f
to the instantiation times of f ↑ resp. f ↓ . The input-output delay of a perfectly idle channel (the last output transition was at time −∞), i.e. δ ↑ ∞ and δ ↓ ∞ for rising respectively falling transitions, is the sum of the pure delay and the time the switching waveform needs to reach the threshold voltage V th ; e.g., for a rising transition, δ
Apart from showing that, for any δ function, there is a combination of pure delay T p , switching waveforms f ↑ and f ↓ , and threshold V th so that the circuit in Fig. 3 behaves exactly like the corresponding involution channel, (2) can also be used to directly transform the parameters of the model in Fig. 3 to the corresponding δ function. As a special case, consider a slew rate limiter implemented as a first-order RC low pass filter; the switching waveforms are f ↓ (t) = 1 − f ↑ (t) = e −t/τ here, with τ being the RC time constant. Inserting these functions and their inverses into (2) and substituting δ ↑ ∞ and δ ↓ ∞ with the 1 One could choose f ↓ (t) = −t and f ↑ (t) = δ ↓ (t), for example. 2 Still, any δ can be constructed in this way, e.g., by using f ↓ (t) = e −t , f ↑ (t) = e
corresponding sums of pure delay and comparator delay, we obtain
In the remainder of this paper, these specific (well-known) channels will be called exp-channels.
Binary Circuit Model
Since the purpose of our work is to replace analog models like the one in the previous section by a purely digital model, we will now formally define the binary-value continuous-time circuit model used in the remainder of this paper. Except for the involution channels introduced in Section 4, it is essentially the same as the model introduced in [6] . Signals. A falling transition at time t is the pair (t, 0), a rising transition at time t is the pair (t, 1). A signal is a (finite or infinite) list of alternating transitions such that S1) the initial transition is at time −∞; all other transitions are at times t ≥ 0, S2) the sequence of transition times is strictly increasing, S3) if there are infinitely many transitions in the list, then the set of transition times is unbounded.
To every signal s corresponds a function R + → {0, 1} whose value at time t is that of the most recent transition. We follow the convention that the function already has the new value at the time of a transition, i.e., the function is constant in the half-open interval [t n , t n+1 ) if t n and t n+1 are two consecutive transition times. A signal is uniquely determined by such a function and its value at −∞. Circuits. Circuits are obtained by interconnecting a set of input ports and a set of output ports, forming the external interface of a circuit, and a set of combinational gates via channels. We constrain the way components are interconnected in a natural way, by requiring that any gate input, channel input and output port is attached to only one input port, gate output or channel output. Moreover, gates and channels must alternate on every path in the circuit.
Formally, a circuit is described by a directed graph where:
C1) Vertices are partitioned into input ports, output ports, channels, and gates.
C2) Input ports have no incoming edges and at least one outgoing edge.
C3) Output ports have exactly one incoming edge from a gate and no outgoing edges.
C4) Channels are nodes that have exactly one incoming and exactly one outgoing edge. Every channel is assigned a channel function, which maps the input to the output. Section 4 specifies the properties of this function for our involution channels.
C5) Every gate is assigned a Boolean function
, where d is the number of incoming edges.
C6) There is a fixed order on the incoming edges of every gate. C7) Gates and channels alternate on every path in a circuit.
Executions. An execution of circuit C is an assignment of signals to vertices that respects the channel functions and Boolean gate functions.
Formally, an execution of circuit C is a collection of signals s v for all vertices v of C such that the following properties hold: 
Short-Pulse Filtration. A pulse of length ∆ at time T has initial value 0, one rising transition at time T , and one falling transition at time T + ∆. A signal contains a pulse of length ∆ at time T if it contains a rising transition at time T , a falling transition at time T + ∆ and no transition in between.
A circuit solves Short-Pulse Filtration (SPF) if it fulfills the following conditions. Note that we allow the circuit to behave arbitrarily if the input signal is not a (single) pulse.
F1) The circuit has exactly one input port and exactly one output port. 
Involution Channels
Intuitively, a channel propagates each transition at time t of the input signal to a transition at the output happening after some output-to-input delay δ(T ), which depends on the input-to-previous-output delay T . Note that T can be negative if two input transitions are close together, as is the case in Fig. 4 . Formally, an involution channel is characterized by an initial value I ∈ {0, 1} and two strictly increasing concave delay functions
for all applicable T . All such functions are necessarily continuous and strictly increasing. For simplicity, we will also assume them to be differentiable; δ being concave thus implies that its derivative δ is monotonically decreasing. If multiple channels in a circuit share a common input signal, as depicted in Fig. 5 , we require that they all have the same initial value I. This is without loss of generality, as one can always replicate the input signal. The behavior of involution channels is defined as follows: Initialization: If the channel's initial value I is different from the initial value X of the channel input signal s and s has no transition at time 0, add the transition (0, X) at time 0 to s ("reset"). Output transition generation algorithm: Let t 1 , t 2 , . . . be the times of the transitions of s, and set t 0 = −∞ and δ 0 = 0. • Iteration: Determine the tentative list of pending output transitions: Recursively determine the output-to-input delay δ n for the input transition at time t n by setting δ n = δ ↑ (t n − t n−1 − δ n−1 ) if t n is a rising transition and δ n = δ ↓ (t n − t n−1 − δ n−1 ) if it is falling. The nth and mth pending output transitions cancel if n < m but t n + δ n ≥ t m + δ m . In this case, we mark both as canceled.
• Return: The channel output signal c(s) has initial value I and contains every pending transition at time t n + δ n that has not been marked as canceled.
Definition 1. An involution channel is strictly causal if δ ↑ (0) > 0, which is equivalent to the condition δ ↓ (0) > 0 due to (3).
Lemma 2. An exp-channel is strictly causal if and only if
The next lemma identifies an important parameter δ min of a strictly causal involution channel, which gives its minimal pure delay.
Lemma 3. A strictly causal involution channel has a unique δ min defined by δ ↑ (−δ min ) = δ min = δ ↓ (−δ min ), which is positive. For exp-channels, δ min = T p .
For the derivative, we have
Proof. Set f (T ) = −T + δ ↑ (−T ). This function is continuous and strictly decreasing, since δ ↑ is continuous and strictly increasing. Because f (0) = δ ↑ (0) is positive and the limit of f (T ) as T → δ ↓ ∞ is −∞, there exists a unique δ min between 0 and δ ↓ ∞ for which f (δ min ) = 0. Hence, δ ↑ (−δ min ) = δ min . The second equality follows from δ min = δ ↓ (−δ ↑ (−δ min )) = δ ↓ (−δ min ) according to (3) .
The second part of the lemma follows by differentiating Equation (3).
We next show that δ min indeed deserves its name: A particular consequence of the following lemma is that the channel delay for any non-canceled transition is at least δ min .
Lemma 4. The nth and (n + 1)th pending output transitions cancel if and only if t n+1 ≤ t n + δ n − δ min .
Proof. Let δ be either δ ↑ or δ ↓ , depending on whether t n+1 is a rising or falling transition. By definition, the two transitions cancel if and only if
Set T = t n+1 − t n − δ n . By Lemma 3, equality holds in (4) if and only if T = −δ min . Because the lefthand side of (4) is increasing in T and the right-hand side is strictly decreasing in T , (4) is equivalent to T ≤ −δ min , which in turn is equivalent to t n+1 ≤ t n + δ n − δ min .
In the rest of the paper, we assume all channels to be strictly causal involution channels.
Constructing Executions of Circuits
The definition of an execution of a circuit as given in Section 3 is "existential", in the sense that it only allows to check for a given collection of signals whether it is an execution or not. And indeed, in general, circuits may have no execution or may have several different executions. By contrast, in case of circuits involving strictly causal involution channels only, executions are unique and can be constructed iteratively: We give a deterministic construction algorithm below. Given a circuit C with strictly causal involution channels, let (s i ) i∈I be any collection of signals for all the input ports I. Since all output ports are driven by gates we can identify the output port with the output of its driving gate. The channel with predecessor x (an input port or a gate output) and successor y (a gate input) is denoted by the tuple (x, y). The algorithm iteratively generates the list of transitions of s σ of (the output of) every vertex σ in the circuit, and hence the corresponding function s σ (t). In the course of the execution of this algorithm, a subset of the generated transitions will be marked fixed: Non-fixed transitions could still be canceled by other transitions later on, fixed transitions will actually occur in the constructed execution.
The detailed algorithm is as follows: Initialization: For all channels (v, w) in C, s (v,w) = ((−∞, I)) initially, with I being the initial value of channel (v, w). According to the implicit reset of our channels introduced in Section 4, the transition (0, X) is also added to s (v,w) if the initial transition (−∞, X) of s v satisfies X = I. (ii) For each newly fixed transition from step (i), occurring in s σ where σ is a predecessor of a gate v:
If signal s v 's current value s v (t) = X differs from the value of v's Boolean function applied to the values s σ (t) for all of v's predecessors σ (which also include σ), add the transition (t, 1 − X) to s v and mark it fixed.
(iii) For each newly fixed transition (t, x) ∈ s v from steps (i) or (ii), occurring in s v of a gate output or an input port: For each successor channel (v, w) of v, apply the iteration step of (v, w)'s transition generation algorithm with input signal s v , output signal s (v,w) , and current input transition (t, X).
If this leads to a cancellation in s (v,w) , remove both canceling and canceled transition from the list. Lemma 7 will show that no fixed transition will ever be removed this way.
We will now show that this algorithm indeed constructs an execution of C. Let t be the smallest finite time of non-fixed transitions at the beginning of iteration ≥ 1 of the algorithm, and denote by δ C min > 0 the minimal δ min of all channels in circuit C.
Lemma 5. For all iterations ≥ 1, (a) no transition (t, X) with t = t is newly marked fixed in the iteration, (b) a transition (t, X) added during and not removed by the end of iteration either has time t = t or t > t + δ C min > t , and (c) every transition at time t is fixed at the end of the iteration.
Proof. Statement (a) is implied by the fact that transitions are only marked fixed in step (i) and (ii), which act on transitions at time t only.
For (b), assume by contradiction that a transition (t, X) with t ≤ t + δ C min but different from t was added in iteration and still exists at the end of iteration . Such a transition can only be added via step (iii). For the respective channel algorithm with delay function δ, δ(t − t ) ≤ δ C min must have held, where t is the time of the channel's last output transition. From Lemma 3, we deduce that this implies t ≤ t − δ min for the particular channel's minimal delay δ min , since δ C min ≤ δ min . By Lemma 4, this leads to a cancellation and hence removal of (t, X), which provides the required contradiction.
For (c), assume by contradiction that, at the end of iteration , there exists a non-fixed transition (t , X). Since step (i) marks all transitions at time t fixed and (ii) adds only fixed transitions at time t , the non-fixed transition must have been newly added in step (iii). However, from (b), we know that this requires t > t + δ C min > t , a contradiction.
From an inductive application of Lemma 5, we obtain that the sequence of iteration start times (t ) ≥1 is strictly increasing without bound:
The following lemma proves that the generated event lists are well-defined, in the sense that no later iteration can remove events that may have generated causally dependent other events already.
Lemma 7.
No fixed transition is canceled in any iteration.
Proof. Assume by contradiction that some iteration ≥ 2 is the first in which a fixed transition is canceled; obviously, this can only happen in step (iii). Thus, there exists a transition at time t that generated a new transition at some time t that results in the cancellation of a fixed transition at time t , i.e., t ≤ t . Lemma 4 implies that t − t ≤ −δ min < 0 in this case. By Lemma 5.(a)-(c), however, t ≤ t ≤ t and thus t − t ≥ 0, which provides the required contradiction.
We are now ready for the main result of this section, which asserts the existence of a unique execution of our circuit C: Proof. From Lemma 6, we deduce that for all times t ≥ 0, there is an iteration ≥ 1 such that t > t or the algorithm terminates. From Lemma 7, we further know that in both cases the algorithm does not add transitions with times less or equal to t. Uniqueness of the execution follows from the fact that the construction algorithm is deterministic.
Possibility of Unbounded Short-Pulse Filtration
In this section, we show that unbounded SPF is solvable in our circuit model with strictly causal involution channels. We do this by verifying that the circuit shown in Fig. 6 indeed solves SPF. The circuit was inspired by the physical solution of Fig. 1 , and consists of a fed back OR-gate forming the storage loop and a subsequent high-threshold filter (implemented by a channel). In order not to obfuscate the essentials (and to stick to the page limit), we restrict 4 our attention to certain classes of involution channels. More specifically, in our proof, the channel in the feed-back loop must be strictly causal and symmetric, i.e., δ ↑ = δ ↓ = δ. When using an exp-channel, for example, this implies a threshold V th = 0.5. The channel implementing the high-threshold filter is assumed to be an exp-channel because we have to adjust its parameters appropriately.
We consider a pulse of length ∆ at time 0 at the input and reason about the behavior of the feedback loop. Then, we show that this behavior can be translated to a legitimate SPF output by using a high-threshold filter. We start by identifying two extremal cases: If ∆ is too small, then the pulse is filtered by the channel in the feed-back loop. If it is too big, the pulse is captured by the storage loop, leading to a stable output 1. Proof. The input signal contains only two transitions: One at time t 1 = 0 and one at time t 2 = ∆ ≤ δ ∞ − δ min . Since δ 1 = δ ∞ and hence t 2 = t 1 + ∆ ≤ t 1 + δ 1 − δ min , the two pending transitions of c's output cancel by Lemma 4, and no further transitions are generated afterwards. Now suppose that the input pulse length satisfies δ ∞ − δ min < ∆ 0 < δ ∞ . For these pulse lengths ∆ 0 , the OR output signal will contain a series of pulses of lengths ∆ 0 , ∆ 1 , ∆ 2 , . . . For all but one ∆ 0 , this series will turn out to be either decreasing or increasing and finite, causing the output signal to be eventually 0 or eventually 1. To compute these pulse lengths, we define the auxiliary function
which gives ∆ n = f (∆ n−1 ) for all n ≥ 2. To see this, note that ∆ n−1 at the channel input is also present at the channel output, so the rising resp. falling transition is delayed by δ(−∆ n−1 ) resp. δ(∆ n−1 − δ(−∆ n−1 )). The first generated pulse starts from a zero channel input and thus
The procedure stops if either f (∆ n ) ≤ 0 (pulse canceled; the output is constant 0 thereafter), or if
(pulse captured; the output is constant 1 thereafter). The only case in which the procedure does not stop is if f (∆ 1 ) = ∆ 1 . There is a unique ∆ 1 > 0 with this property, denoted∆ 1 . By (5), it is also characterized by the relation δ(−∆ 1 ) = 2∆ 1 . Since δ(−δ(0)) = 0 by the involution property, we must have∆ 1 < δ(0). Since ∆ 1 → δ(0) as ∆ 0 → δ ∞ and ∆ 1 → 0 as ∆ 0 → δ ∞ − δ min , there exists a unique ∆ 0 such that ∆ 1 =∆ 1 . Denote it by∆ 0 .
The following lemma shows that the procedure indeed stops if and only if ∆ 1 =∆ 1 , and can be used to bound the number of steps until it stops.
Proof. We have
because δ (−∆ 1 ) ≥ δ (0) and δ (T ) > 0 for all T as δ is concave and increasing. The mean value theorem of calculus now implies the lemma.
Theorem 12. The fed-back OR gate with a strictly causal symmetric involution channel has the following output when the input pulse has length ∆ 0 :
• If ∆ 0 >∆ 0 , then the output is eventually constant 1.
• If ∆ 0 <∆ 0 , then the output is eventually constant 0.
• If ∆ 0 =∆ 0 , then the output is a periodic pulse train with duty cycle 50%.
Furthermore, the stabilization time in the first two cases is in the order of log(1/|∆ 0 −∆ 0 |).
Proof. If ∆ 0 ≥ δ ∞ or ∆ 0 ≤ δ ∞ − δ min , then Lemmas 9 and 10 show the theorem. So let ∆ 0 ∈ (δ ∞ − δ min , δ ∞ ). By Lemma 11, the number of generated pulses until the procedure stops is in the order of log 1/|∆ 1 (6), and applying the mean value theorem of calculus to this function, we see analogously as in the proof of Lemma 11 that
Hence the number of generated pulses is in the order of log 1/|∆ 0 −∆ 0 |. Since both the length ∆ n of the occurring pulses and, by symmetry, the time between them is at most δ(0) since it would be captured otherwise, cp. (7), we have the same asymptotic bound on the stabilization time.
We now turn to the analysis of the high-threshold filter.
Lemma 13. Let c be an exp-channel c with threshold V th . Then there exists some ∆ > 0 such that every periodic pulse train with pulse lengths at most ∆ and duty cycle (ratio of 1-to-0) at most V th is mapped to the zero signal by c.
Proof. Let t 1 , t 2 , . . . be the times of transitions in the input pulse train with duty cycle γ ≤ V th , i.e., t 1 = 0, t 2n+2 = t 2n+1 +∆, and t 2n+1 = t 2n +∆/γ. We assume that ∆ is smaller than both −τ log(1−V th ) and a to-be-determined ∆ 0 , and show inductively that all pulses get canceled:
, so the first pulse is canceled. For the induction step, we assume δ 2n ≤ T p and find
Hence, t 2n+1 and t 2n+2 = t 2n+1 + ∆ cancel if
which is equivalent to
The latter satisfies h(0) = 1 and
in particular h (0) = −V th /τ < 0. There hence exists some ∆ 0 > 0 such that h(∆) ≤ 1 for all 0 ≤ ∆ ≤ ∆ 0 . Thus, t 2n+1 and t 2n+2 cancel, and
because h(∆) ≤ 1, which completes the induction step.
By letting τ grow, one can even achieve the following result.
Lemma 14. Let∆ > 0 and 0 < γ < 1. Then there exists an exp-channel with threshold V th = γ such that every periodic pulse train with pulse lengths at most∆ and duty cycle at most γ is mapped to the zero signal by c.
Proof. We use the notation of the proof of Lemma 13. The unique root of h (∆) is equal to
which goes to infinity as τ → ∞. We can choose ∆ 0 = ∆ τ because h (∆) ≤ 0 for all 0 ≤ ∆ ≤ ∆ τ . Because also −τ log(1 − V th ) goes to infinity as τ → ∞, we can find, for any given ∆, some τ > 0 such that both ∆ ≤ −τ log(1 − V th ) and ∆ ≤ ∆ τ . But for these ∆, all input pulse trains with pulse lengths ∆ and duty cycle at most V th = γ get mapped to the zero signal.
In particular, by choosing γ = 0.6 and∆ large enough such that the output of the feed-back loop is already constant 1 at time T +∆ if the duty cycle in the loop passes 0.6 at time T , the critical pulse duration∆ 0 is mapped to a zero-output. It hence follows:
Theorem 15. There is a circuit that solves unbounded SPF.
7 Impossibility of Bounded Short-Pulse Filtration
Continuity of Channels
In this subsection, we prove that strictly causal channels are continuous in a certain sense that we will define precisely. For ease of exposition and for space reasons, we give the proof only in the case of symmetric channels, i.e., for the case that δ ↑ = δ ↓ = δ.
We begin by noting that channels are monotone. To compare certain signals, we write s 1 ≤ s 2 if s 2 is 1 whenever s 1 is.
Lemma 16. Let s 1 and s 2 be signals such that s 1 ≤ s 2 and let c be a channel. Then, c(s 1 ) ≤ c(s 2 ).
We next define a distance for signals, for which channels will turn out to be continuous. For any two signals s 1 and s 2 and every T , we define their distance up to time T by setting s 1 −s 2 T = µ T (|s 1 − s 2 |).
Intuitively, an involution channel is continuous under this measure for two reasons: (i) Due to the continuity of δ, a small change in the time at which an input transition occurs, results in a small change in the time at which the corresponding output transition occurs. This, again, only results in a small change of the input-to-previous-output time for the next input transition, and so on. The technical difficulty is to show that this effect does not result in discontinuities even for an unbounded number of input transitions. (ii) Due to the involution property of δ, one can show that δ is not only continuous in changing the length of input pulses, but also in removing them: An input pulse whose length is arbitrary small results in a value of δ for the next input transition that is arbitrarily close to the transition's δ value in the case the short pulse was not present at all. Again, the major difficulty lies in showing that this also holds for infinite pulse trains.
Note carefully that it is primarily the continuity property (ii) that distinguishes our involution channels from the "unfaithful" single-history channels analyzed in [6] , which allow bounded SPF to be solved.
We start our detailed proof with Lemma 18, which provides an optimal choice for appending a pulse at the end of a signal in order to maximize µ T . We will use it later when bounding the maximum impact of an infinitesimally small pulse.
We use the shorthand notation (x) + for max(x, 0).
Lemma 18. Let s be a signal that is eventually constant 0 and let c be a channel. Denote by t n the time of the last (falling) transition in s and by δ n its delay in the channel algorithm for c. Then, the maximal µ T (c(s )) among all s obtained from s by appending one pulse of length ∆ after time t n is attained by the addition of the pulse at time t n + (δ n − δ min ) + (which results in a cancellation, i.e., a right-shift, of the last transition).
Proof. We first show the lemma for T = ∞ and then extend the result to finite T . Let s γ be the addition of the pulse of length ∆ to s at time t n + γ.
In the class of all s γ with 0 ≤ γ ≤ δ n − δ min (which can be empty), the maximum of µ T (c(s γ )) is attained at the maximum of f . This is because the transition at time t n + γ cancels that at time t n in this case. The derivative of f is equal to
The condition f (γ) = 0 is equivalent to δ (∆ − δ(γ − δ n )) = 1/δ (γ − δ n ), which is in turn equivalent to δ(∆ − δ(γ − δ n )) = −(γ − δ n ), i.e., ∆ = 0, as δ (t) = 1/δ (−δ(t)) by Lemma 3. Hence, f (γ) is never zero. Since f (γ) → 1 as γ → ∞, as the concave δ satisfies lim t→∞ δ (t) = 0, the derivative of f is always positive, hence f is increasing. This shows that γ = δ n − δ min is a strictly better choice than any other γ in this class. For the class of s γ with γ ≥ (δ n − δ min ) + > 0, we define the function
Since the transitions at t n and t n +γ do not cancel in this class, the maximum of µ ∞ (c(s γ )) is attained at the maximum of g. But it easy to see, using the monotonicity of δ, that g is decreasing.
The maximum of g is hence attained at γ = (δ n − δ min ) + . Consequently, the choice γ = γ 0 = (δ n − δ min ) + maximizes µ ∞ (c(s γ )) in any case. By Lemma 4, this choice results in a cancellation of the last (falling) transition in s, hence a right-shift of the latter in s . This concludes our proof for T = ∞.
Let now T be finite. Denote by T 0 the time of the last, falling, output transition in c(s γ0 ). In this case, transitions of c(s) and c(s γ0 ) are the same except the last, falling, transition which is delayed from t n +δ n to T 0 . We distinguish the two cases (a) T ≤ T 0 and (b) T > T 0 . In case (a), the last transition of c(s) is delayed beyond T in c(s γ0 ). Because all other transitions remain unchanged in all c(s γ ), the measure
We next effectively bound the maximum impact on µ T that a set of pulses of small combined length can have.
Lemma 19. Let s be a signal that is eventually constant 0 and let c be a channel. Then there exists a constant d such that the maximal µ T (c(s )) among all s obtained from s by adding pulses of combined length ε after the last transition of s is at most µ T (c(s)) + d · ε.
Proof. It suffices to show the lemma for T = ∞. Let ε = ∞ k=1 ε k . We add, one after the other, pulses of length ε k after the last transition. We show that the maximum gain after adding K pulses is at most K k=1 ε k . Denote by t n the last transition in s and by δ n its delay. By Lemma 18, it is optimal to add the first pulse (of length ε 1 ) at time t n + (δ n − δ min ) + ; call the resulting signal s 1 .
We first assume δ n − δ min ≥ 0. Here, the two new transitions in s 1 are t n+1 = t n + δ n − δ min and t n+2 = t n + δ n − δ min + ε 1 . Their corresponding delays are δ n+1 = δ min and δ n+2 = δ(ε 1 − δ min ). By the mean value theorem of calculus and Lemma 3, the duration of the resulting pulse is
for some −δ min ≤ ξ ≤ ε 1 − δ min . Since δ is decreasing and δ (−δ min ) = 1 according to Lemma 3, we hence deduce 0 ≤ δ n+2 − δ n+1 ≤ ε 1 . Thus µ T (c(s 1 ) − c(s)) = ε 1 + δ n+2 − δ n+1 ≤ 2ε 1 . Since δ n+2 > δ min , we can continue this argument inductively.
If now δ n − δ min < 0, then t n is effectively replaced by t n + ε 1 in s 1 , i.e., right-shifted. This changes the measure by δ(t n − t n−1 + ε 1 − δ n−1 ) − δ(t n − t n−1 − δ n−1 ) + , which is at most ε 1 · δ (t n − t n−1 − δ n−1 ) by the mean value theorem. We note that this second case only occurs until the first case happens one time. We can hence merge all the ε k of the first case and set d = max(2, δ (t n − t n−1 − δ n−1 )).
We combine the previous two lemmas to show continuity of channels:
Theorem 20. Let c be a channel and let T ∈ [0, ∞). Then, the mapping s → c(s) is continuous with respect to the distance d(s 1 , s 2 ) = s 1 − s 2 T .
Proof. Let s be a signal. We show that, if s − s n T → 0, then c(s) − c(s n ) T → 0. Because
where max(s, s n )(t) = max(s(t), s n (t)) and min(s, s n )(t) = min(s(t), s n (t)) for all t, the condition s − s n T → 0 is equivalent to conjunction of s − max(s, s n ) T → 0 and s − min(s, s n ) T → 0. Because max(c(s), c(s n )) ≤ c(max(s, s n )) and min(c(s), c(s n )) ≥ c(min(s, s n )) by Lemma 16, we have
which shows that we can suppose without loss of generality s n ≥ s for all n. Let (t m , 0), (t m+1 , 1) be a negative pulse in s. Since there are only finitely many negative pulses before time T , it suffices to show µ T (c(s n ) − c(s)) → 0 in the case that s n − s is zero outside of [t m , t m+1 ], i.e., that the only additions of s n with respect to s lie in the given negative pulse.
Let µ T (s n − s) ≤ ε. It follows from Lemma 19 that the increase in measure incurred directly from the new pulses is O(ε). Furthermore, by Lemma 18, the measure incurred by later transitions t k with k > m are biggest when merging all new pulses at the end of the negative pulse. Because the delays of these transitions depend continuously on ε and µ T (c(s n ) − c(s)) depends continuously on these delays, we have µ T (c(s n ) − c(s)) → 0 as ε → 0.
Impossibility in Forward Circuits
Call a circuit a forward circuit if its graph is acyclic. Forward circuits are exactly those circuits that do not contain feed-back loops. Equipped with the continuity of involution channels and the fact that the composition of continuous functions is continuous, it is not too difficult to prove that the inherently discontinuous SPF problem cannot be solved with forward circuits. Proof. Suppose that there exists a forward circuit that solves bounded SPF with stabilization time bound K. Denote by s ∆ its output signal when feeding it a ∆-pulse at time 0 as the input. Because s ∆ in forward circuits is a finite composition of continuous functions by Theorem 20, the measure µ T (s ∆ ) depends continuously on ∆.
By the nontriviality condition (F3) of the SPF problem, there exists some ∆ 0 such that s ∆0 is not zero. Set T = 2∆ 0 + K.
Let ε > 0 be smaller than µ T (s ∆0 ). We show a contradiction by finding a ∆ such that s ∆ either contains a pulse of length less than ε (contradiction to the no short pulses condition (F4)) or contains a transition after time ∆ + K (contradicting the bounded stabilization time condition (F5)).
Since µ T (s ∆ ) → 0 as ∆ → 0 by the no generation condition (F2) of SPF, there exists a ∆ 1 < ∆ 0 such that µ T (s ∆1 ) = ε by the intermediate value property of continuity. By the bounded stabilization time condition (F5), there are no transitions in s ∆1 after time ∆ 1 + K. Hence, s ∆1 is 0 after this time because otherwise it is 1 for the remaining duration T − (∆ 1 + K) > ∆ 0 > ε, which would mean that µ T (s ∆1 ) > ε. Consequently, there exists a pulse in s ∆1 before time ∆ 1 + K. But any such pulse is of length at most ε because µ ∆1+K (s ∆1 ) ≤ µ T (s ∆1 ) = ε. This is a contradiction to the no short pulses condition (F4). (2) 0 (1) y (2) i x (1) y (1) o (1) Figure 7 : Circuit C (left) and C 2 (o) (right) under the assumption that both incoming channels to gate y have initial value 0. It is z(0
, and z(o (1) ) = 3.
Simulation with Unrolled Circuits
We next show how to simulate (part of) an execution of an arbitrary circuit C by a forward circuit C generated from C by unrolling of feedback channels. Intuitively, the deeper the unrolling, the longer the time C behaves as C. In all cases, we say that the vertices σ (α) correspond to σ.
Let o be the single output of circuit C. To each vertex σ in C k (o), we assign a value z(σ) from N 0 ∪{∞} as follows: z(0 (α) ) = z(1 (α) ) = 0, z(i) = z(σ) = ∞ if σ has no predecessor in C, z(σ) = 1 + z(w) for a channel σ with predecessor w, and z(σ) = min{z(σ ) | σ is a predecessor of σ} for a gate σ. Fig. 7 shows an example of a circuit and an unrolled circuit with z values.
We further adapt the execution construction algorithm in Section 5 to assign to each generated transition e a causal depth d(e). All initial transitions and input transitions have causal depth 0; all "reset" transitions initially added at time 0 have causal depth 1. Algorithm step (ii) is extended such that each transition e at time t that was marked fixed in s v , with v being a gate, gets assigned d(e) equal to the maximum over all d(e ), where e is a fixed transition at time t ≤ t in s σ with σ being a predecessor of v. Algorithm step (iii) is extended such that for each transition e in s v , with v being a gate or an input, that generates a transition e in some s (v,w) , d(e ) = d(e) + 1. We immediately get:
Lemma 23. For all k ≥ 1, (a) the constructive algorithm never assigns a causal depth larger than k to a transition marked fixed in iteration k, and (b) at the end of iteration k the sequence of the causal depths of the transitions in s σ is nondecreasing, for all vertices σ.
We are now in the position to prove the main result of a circuit simulated by an unrolled circuit.
Theorem 24. Let C be a circuit with output port o that solves bounded SPF. Let C k (o) be an unrolling of C, σ a vertex in C and σ a vertex in C k (o) corresponding to σ. For all input signals i, if a transition e within s σ is marked fixed by the execution construction algorithm run on circuit C with input signal i and d(e) ≤ z(σ ), then e is added and marked fixed in s σ by the algorithm run on circuit C k (o) with input signal i; and vice versa.
Proof. We will show the statement by induction on d(e) ≥ 0 for the case where e is a transition in C's execution. The proof for the case where e is a transition in C k (o)'s execution is analogous.
Induction base: By the construction of an unrolled circuit, s σ and s σ have the same initial transitions if σ is a gate or channel, and the same transitions if σ = σ is the input. Since, for all these transitions e, d(e) = 0 ≤ z(σ ), the statement holds for d(e) = 0.
Induction step: Assume that the lemma holds for all transitions e with d(e) ≤ k. We show that it also holds for transitions e with d(e ) = k + 1 if k + 1 ≤ z(σ ). If e is a transition initially added by the constructive algorithm at time 0, d(e ) = 1. From the definition of the unrolling, we immediately obtain that e is also added to s σ if z(σ ) ≥ 1. Otherwise, e must have been added within an iteration of the constructive algorithm. Assume by contradiction that e is the first transition (in the order transitions are generated by the constructive algorithm) with causal depth k + 1 added to a signal in C but not added to the respective signal in C k (o). We distinguish two cases for σ:
If σ = (v, w) is a channel in C: Transition e may only have been added to s (v,w) by the channel algorithm with input signal s v and a current transition e with d(e ) = k. The time of transition e depends on the time of e and on the last output transition only. From the fact that e is the first with depth k + 1 not added to s σ , and the induction hypothesis applied to both s v and s (v,w) , we deduce that transition e is also added to s σ ; a contradiction to the assumption that it is the first one not added.
Since σ cannot be the input port, because all its transitions have causal depth 0 only, the case of σ being a gate in C remains: However, then e is generated due to a transition e on a predecessor w of σ in C. Further, d(e ) ≤ k + 1 and z(w ) ≥ k + 1 must hold for vertex w corresponding to w. Since, e is the first transition with causal depth less or equal k + 1 not added to both circuits' signal, e was added to both s w and s w , and thus e is added to s σ ; a contradiction that it is the first one not added.
This completes the induction step.
The Impossibility Result
Let the aligned bounded SPF problem be the SPF problem with the following modifications: We first require that if the input signal is a pulse, then the pulse must start at time 0 and be of length at most 1.
We call such signals valid input signals. Further, we require that if the output signal o makes a transition to 1, it must do so before time K + 1, and o must remain 1 from thereon until time K + 2, from whereon it is 0 until time K + 3 followed by a pulse of length 1 at time K + 3. If the input is constant 0, we require that the output is a pulse of length 1 at time K + 3. From every circuit that solves the (original) bounded SPF problem, we can easily build a circuit that solves the aligned SPF problem by adding capturing circuitry like Fig. 6 . In the following, we show that no circuit solves the aligned version of bounded SPF and thus, by the above reduction, the original bounded SPF problem. Let C be a circuit that solves the aligned bounded SPF problem. Then, for all input signals, the output signal o of C always contains a transition (K + 4, 0), regardless of the input. Let D From Lemma 25 and 23, we obtain that, for input i, the constructive algorithm does not mark fixed the output transition (K + 4, 0) before iteration (K + 5)/δ min + 2. However, from Lemma 6 and the fact that input signal i contains at most 2 transitions besides the initial transition at −∞, we conclude that all iterations ≥ (K + 5)/δ min + 2 have t ≥ K + 5. From Lemma 5, we conclude that all transitions still existent at the end of these iterations must have times at least K + 5; a contradiction to the fact that the final output transition occurs at time K + 4. We thus obtain: Theorem 26. No circuit solves bounded SPF.
Conclusions and Future Work
We showed that binary circuit models based on involution channels are a promising candidate for faithfully modeling glitch propagation in real circuits, in the sense that they allow to design circuits solving the Short-Pulse Filtration (SPF) problem precisely when this is possible with physical circuits. Involution channels differ from all existing single-history channels, which do not share this property, in that they are also continuous with respect to dropping small input pulses.
Although our results prove that involution channels are superior to all alternative channel models known so far, there are several very important questions which are still open: First, we did not at all address the question of quantitatively comparing the modeling accuracy of alternative models: Although we believe that the modeling accuracy of properly chosen instances of our involution channels surpasses the one of alternative channel models, we cannot rule out the possibility that a non-faithful model like PID works better in some situations. Second, addressing the SPF problem is only a first step towards a digital model for metastability generation and propagation. Needless to say, addressing both questions requires major efforts and is hence a subject of future research.
